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I.

INTRODUCTION
A considerable amount of electrical energy generated all over the world is converted in artificial lighting [1, 2] . The efficient utilization of this energy contextualizes the high frequency electronic ballasts application for lighting. Furthermore, due to the features of the LED in terms of color rendering index, color temperature, size, robustness, reliability, luminous efficacy and lifetime, these devices have been used increasingly in general lighting [2, 3, 5] .
However, traditional LED drivers use electrolytic capacitors which limit the overall system lifetime. Electrolytic capacitors present a useful life around 10 kilohours (khr) in general. Meanwhile the LED reaches 80 khr under typical operating conditions [3] . Therefore this topology aims for reducing the storage capacitance, replacing this component by a film capacitor, increasing the overall system lifetime.
According to the IEC 61000-3-2 Standard, lighting systems require an adequate limit of input current harmonic content for power above 25 W [4] . The high-frequency DC-DC converters application has been proposed as an efficient method to perform the PFC [3, [5] [6] [7] [8] for LED drivers.
A simplified scheme for a typical LED driver using high frequency switched converters is presented in Fig. l . Considering an alternating current (AC) line, the first stage is the rectifier bridge followed by a PFC stage and a PC stage connected to the load, providing an LED constant current. The integration of both PFC and PC stages is a method to reduce the number of active switches and to simplify the command circuitry and consequently, to reduce the cost of the lighting system [9] . Thus, an integrated converter (IC) composed of PFC and PC stages is proposed in this paper, considering an integration and design methodology.
This paper is organized in six sections. In Section II the IC is presented with its operational stages and waveforms. The main design equations for the topology are presented in Section III. The implemented prototype is presented in Section IV. The experimental results are shown in Section V where they are analyzed and discussed. Section VI summarizes the conclusions.
II.
INTEGRATED CONVERTER ANALYSIS
Among the well known classical DC-DC converters used as PFC, the SEPIC has attractive characteristics. It presents a step-up and step-down voltage ratio, high power factor (PF), possibility of galvanic insulation, a single switch, which shares the input and output reference, and it also might present an intrinsic EMI input filter. This converter also has a voltage source characteristic, which can fit the input of PC stage. The SEPIC operating in discontinuous conduction mode (DCM) as PFC allows for a simplified control circuitry [10, 11] . Meanwhile, to provide relatively low voltage levels to the output, the duty cycle (D) of the SEPIC could be a critical value, decreasing significantly the efficiency due to the relatively high current levels across the components for the same power. Thus another converter is necessary to provide an adequate power to the load, behaving as PC stage.
An option is to use a Buck converter operating in Continuous Conduction Mode (CCM) behaving as an output continuous current source, which is very convenient to feed the LED. This operation mode allows applying a reduced output capacitor (Co) of the converter. The Buck topology has some attractive features as low number of components and step-down voltage ratio.
The integration technique requires both converters to be operated at the same switching frequency (fs) and duty cycle [12] . The simplified schematic of each converter is shown in Fig. 2 . Connecting the output of SEPIC to Buck converter input, a common node between the source of both switches SBuck and SSEP'C is identified, characterizing the T-type connection [12] . The combined circuitry is shown in Fig. 3 . Using the auxiliary diodes D, and Db both switches SSEPIC and SBuck are replaced by only one switch S which is shared by both stages. This connection produces an intrinsic switch over current. The LED simplified model is also added, replacing the resistance Ro at the output, resulting in the integrated topology shown in Fig. 4 L The equivalent schematic circuitry considering each IC operation stage is shown in Fig. 5 . This analysis considers the capacitor C, as a voltage source with the same instantaneous value as the input voltage during a switching period (TsJ. Moreover the semiconductors are considered ideal.
First stage (to � I < I,): In this stage the shared switch S is turned on according to the duty cycle D. The switch current stress is defined by the sum of SEPIC typical on current (iLl + iLl) and Buck typical on current (iLb ). The bus capacitor Cb us assures the delivered output power.
Second stage (t, � t < (2): At this time, the switch is turned off and the diodes Ds and Db conduct. The sum of the iLl and iLl currents flows through Ds During this period the capacitor Cb us is charged until the current across Ds reaches zero.
Third stage (t2 � t < Ts ): In this stage, the Buck inductor Lb supplies the LED. The current ill is equal to -iLl, called residual current JR. Fig. 6 presents the element voltage and current waveforms of interest according to each operational stage. A .
SEPlC-Buck Design
According to the presented IC operational stages, the SEPIC and the Buck converter operate as the converters individually. It allows designing each stage, PFC and PC, separately. The SEPIC operating under DCM may be represented using the equivalent circuitry according to Fig. 7 [13] . The PFC stage average output current (in a line period, Tr) is represented by the current source i( l ) in Fig. 7 , and is calculated through (1). The resistances RSEP'c and RBlIck, representing the PFC and PC stages equivalent input resistances, are given by (2) and (3), respectively. A high PF is assured due to the resistive load emulation performed by the SEPIC stage for a constant D.
Where Vpk represents the peak value of the input voltage and Leq corresponds to the parallel association of both inductances L, and LJ, an it is given by (4). The transferred input power Pm is determined by this inductance.
The inductances L, and L2 are determined through (5) and (6), respectively. The input current ripple percentage LliL/ is a design parameter. Ipk corresponds to the input current peak value, which is observed at the peak line voltage (Vpk) [14] .
It is assumed that the voltage across the capacitor C, is constant within a switching period, but at the same time it must follow the line voltage low frequency variation. When operating as PFC stage, the resonant frequency (fresJ given by C" L, and L2 must be higher than the line frequency, in order to avoid input current oscillations within each line half cycle.
Additionally, the resonant frequency given by L2 and C, must be lower than the switching frequency, so that a constant voltage within a switching period can be assured [14] . In this way, the capacitance C, may be calculated for a defined resonant frequency fres (usually 1IlO of the!s) through (7).
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The output inductance Lb must be calculated assuring the CCM for the Buck converter. This is shown by (8) , where l'!.iLb is the output current ripple percentage.
Where h ED is the average output current. The bus capacitor CbllS is designed as shown by (9), considering the maximum acceptable bus voltage ripple I'!. Vb lls' This ripple is related to the output current ripple I'!.iLb according to (10) .
Where (fCbll) is the average charging current through capacitor CbllS.
. blls
The capacitor CbllS is chosen according to the relation between the bus voltage ripple I'!. VCblls and the output current ripple I'!.iLED=l'!.hb as shown in Fig. 8 . If a I'!.hED=30% is chosen, for a Vblls= 165 V, the corresponding bus capacitor is Cblls = 470 p.F, for instance. The DCM assures that the SEPIC behaves as an equivalent resistance to the line [13] . To guarantee the DCM at the PFC stage, the maximum duty cycle is given by (11).
The duty-cycle of a Buck converter in CCM, is given by (12) .
Therefore, the IC bus voltage must be chosen before defining D. This voltage must also assure the SEPIC DCM operation. According to the SEPIC topology, the voltage stress over the switch S is �)k + Vblls' The switch current waveform is given by the sum of the currents from PFC and PC stages. Thus, the switch current is determined in (13) .
The sum of the peak currents through the three inductors Lf, L2 and Lb results in the current stress across the shared switch S (iSpk), as shown in (14).
The effective current across switch S is obtained by (15) . (15) Control Circuitry Design A classical control circuitry is designed to the IC topology aiming to minimize the output current ripple through varying D. It makes possible to reduce the bus capacitance Cblls value. However the input current harmonic content must be observed, because this control action increases the THD and it goes toward disagrees with the standard. Therefore the Buck converter, without the output capacitor, operating in CCM is modeled through the state space strategy for small signals. The control action is given by varying D when IrED changes. Fig. 9 shows the simplified structure of the system. A proportional integral (PI) controller was chosen due to its capability to increase the open-loop gain for low frequencies. The response of a PI controller in frequency domain is given in (16). (16) Where kp is the proportional gain and Wz is the zero frequency.
The delay angle API inserted by the PI controller for a given frequency w is given by (17).
Defining a cut-off frequency, the zero frequency may be calculated through (18). 
The gain kp may be adjusted by Bode diagram tool. Thus the gain is set iteratively until reaching the desirable cut-off frequency. The phase margin, PM, must be enough to guarantee the stability of the system. The design procedure should attend two criteria: input current THD and output current ripple, fulfilling the standard and the LED manufacture requirements [4] .
IV.
PROTOTYPE
In this section the IC prototype design is presented. Table I shows the parameters and the components of the system. The lamp is formed by two Bridgelux LED arrays in series, model BXRA-C45000, each module generates a 5600 K cool white light, with a typical luminous flux of 5 kIm, generating a total flux around lO kIm. The typical voltage and current for each module are 25.4 V and 2.1 A, resulting in a total voltage of 50.8 V with the same current, giving a total equivalent resistance R = 24.2 Q. According to the tangent traced across the I-V curve [15] the threshold voltage and dynamic resistance of the lamp can be found. Thus, the result is VL = 45 V and rL = 2.75 Q, defining the lamp model. First, the bus voltage of the IC is defined, and then the duty cycle. Fig. lO shows a relation between the maximum duty cycle Dmax, obtained through (11), and the duty cycle D, obtained by (12) , which must be chosen for a specific bus voltage Vbll" considering a 230 V nns input voltage. In order to avoid high voltage stress across the switch, and assure the DCM for the SEPIC, the bus voltage is defined as Vblls = 165 V. The chosen duty cycle is D = 0.289 (below the maximum value 0.337).
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The inductor L1 and L2 are calculated through (5) and (6). According (7) and frw the capacitor C1 is calculated. The capacitor Cblls is designed through Fig. 8 , considering LlhED = 30%, which does not cause a perceptive flicker to the human eye.
V.
EXPERIMENTAL RESULTS
The main experimental waveforms are shown in this section, validating the topology design. It is divided in three sub-sections A, B and C. First relates the open-loop topology waveforms with the first calculation of the bus capacitor Cblls = 470 f.,lF. In a way to compare the different bus capacitor values according to the design, the sub-section B relates the experimental waveforms for the open-loop circuitry using the bus capacitor for the closed-loop topology, Cblls =47 f.,lF. Third relates the closed-loop topology using the bus capacitor Cblls =47f.,lF which generates f... irED =3 0%. All the waveforms are analyzed considering the nominal input voltage and a line frequency of 50 Hz. In the sub-section C, the LED is considered as a constant resistance R = 24.2 Q corresponding to the same output power. In the sub-section A the implemented bus capacitor uses the electrolytic technology while the film technology is applied in sub-section B and C.
A.
Open-Loop Topology Using Larger Capacitor
According to Section III, the open-loop design result in a bus capacitance Cblls =470 f.,lF, complying the output current ripple and the bus voltage ripple. Fig. 11 shows the low frequency bus voltage ripple waveform and the output current ripple waveform. The average value of the waveforms is close to the design one. An output current ripple f...i Lb =29.4% can be observed while the bus voltage ripple f... VCblls remains 8.7%. The same waveforms are presented by Fig. 12 for the peak line voltage. The LED output power, the current and voltage are shown by Fig. 14. An efficiency of 88.7% has been measured, which was even higher than the estimated one. However the driver power is not consider. B.
Open-Loop Topology Using Smaller Capacitor
In Section III the control circuitry design allowed to reduce the bus capacitance resulting in a bus capacitance Cblls =47 J-LF. Aiming to compare the output current ripple keeping the same specifications for the topology, this sub-section present the waveforms using this capacitance in the open-loop circuitry. Fig. 15 shows the low-frequency bus voltage ripple waveform and the output current ripple waveform for this case. The average value of the waveforms was kept very close to the design as the previous sub-section. However the voltage and current ripple increase significantly. An approximated output current ripple ,iiLb = 140% can be observed while the bus voltage ripple ,i Vblls remains around 24.3%. The high frequency window for the same waveforms is shown in Fig.  16 for the peak value in low-frequency. The harmonic spectrum for the input current matches the standard and the THD is 6.4%.
The LED output power, the current and voltage are shown in Fig. 18 . An efficiency of 86% can be observed. 
C
Closed-Loop Topology
The controller specifications are previously given in Table  I . The control circuitry allows reducing the bus capacitance since the output current suffers a control action reducing its ripple. The input current harmonic component has to be observed according to the control dynamic. A bus capacitance Cblls =47 J-LF generates an output ripple tiiLED =30% and the input current harmonic content agree with standard as shown below by Fig. 22. Fig. 19 presents the low-frequency bus voltage ripple waveform and the output current ripple waveform. The average value of the waveforms was kept very close to the designed one as in the previous sub-section. However the voltage and current ripple get significantly superior. An approximated output current ripple ,iiLb=16% can be observed while the bus voltage ripple ,i Vblls remains around 23%. The high-frequency window for the same waveforms is shown in Fig. 20 for the peak value at low-frequency. The harmonic spectrum for the input current is shown in Fig. 22, comparing to the standard. The THD is 6.9%. 
VI.
FINAL CONSIDERATIONS
In this paper a study of the integrated SEPIC-Buck converter for LED lighting has been accomplished. The integrated converter was analyzed for the SEPIC operating in DCM and the Buck converter operating in CCM. The components design is done defining an LED current ripple. A ratio of current ripple to voltage ripple at the bus capacitor is presented to find its capacitance. Through modeling the topology, a PI controller is designed and the bus capacitance is reduced. The capacitance reduction allows to replace the electrolytic capacitor with film capacitor, increasing the lifetime of the lighting system.
A prototype has been built and the experimental results have shown the satisfactory behavior of the circuit. The result for the open-loop circuitry has shown that the output current ripple increases by the reduction of the bus capacitor. This reduction is possible when the controller is well designed to keep the desired LED current ripple. The total harmonic distortion has not changed significantly.
